In the claims:

For the Examiner's convenience, all pending claims are presented below with changes shown. Please cancel claims 1, 14, 24 and 34-42 without prejudice.

1.   (Cancelled)

2.   (Currently Amended) A ~~The~~ firmware hub ~~of claim 1~~ comprising:

a random number generator including:

interface circuitry coupled to an input/output controller hub to receive and output the random bits and to prevent outputting same random bits more than once;

random number generation circuitry coupled to the interface circuitry to generate and output the random bits to the interface circuitry; and

memory coupled to the random number generator to store one or more of system software and video software.

~~wherein the interface circuitry prevents outputting same random bits more than once.~~

3.   (Currently Amended) The firmware hub of claim 2 ~~1~~ wherein the random number generation circuitry generates random bits based on one or more of a semiconductor noise and a thermal noise.

4.   (Currently Amended) The firmware hub of claim 2 ~~1~~ wherein the random number generation circuitry includes:

a random bit source to generate and output the random bits;

a digital signal processor coupled to the random bit source to receive and process

the random bits and output the processed bits to the interface circuitry; and

a control circuitry coupled to the random bit source and the digital signal

processor to provide a control function to the random bit source and the digital signal

processor.

5.   (Currently Amended) The firmware hub of claim 2 ~~1~~ wherein the interface

circuitry includes:

an accumulator to receive and store the random bits output from the random

number generation circuitry and output the stored random bits; and

a plurality of registers to assist in generation and reading of the random bits.

6.   (Original) The firmware hub of claim 5 wherein the plurality of registers are

selected from a group comprising a status register and a configuration register.

7.   (Currently Amended) A ~~The~~ firmware hub ~~of claim 1~~ comprising:

a random number generator including:

interface circuitry coupled to an input/output controller hub to receive and

output the random bits and including a status register to store a validity bit

indicating whether valid random bits are available to output;

random number generation circuitry coupled to the interface circuitry to

generate and output the random bits to the interface circuitry; and

memory coupled to the random number generator to store one or more of

system software and video software.

~~wherein the interface circuitry includes a status register to store a validity bit indicating whether valid random bits are available to output.~~

8.   (Currently Amended) The firmware hub of claim 7 ~~1~~ wherein the interface circuitry outputs random bits through a data register interface and sets the data register interface to a predetermined value when the data register interface is read.

9.   (Currently Amended) The firmware hub of claim 7 ~~1~~ wherein the random number generator outputs the random bits to the memory.

10.   (Currently Amended) The firmware hub of claim 7 ~~1~~ wherein the memory includes flash memory.

11.   (Currently Amended) The firmware hub of claim 7 ~~1~~ wherein the memory and the random number generator are integrated on a same chip.

12.   (Currently Amended) A ~~The~~ firmware hub ~~of claim 1~~ comprising:

a random number generator including:

interface circuitry coupled to an input/output controller hub to receive and output the random bits and indicating whether valid random bits are available to output;

random number generation circuitry coupled to the interface circuitry to generate and output the random bits to the interface circuitry; and

<u>memory coupled to the random number generator to store one or more of</u>

<u>system software and video software.</u>

~~wherein the interface circuitry indicates whether valid random bits are available to~~

~~output.~~

13.   (Currently Amended) The firmware hub of claim <u>12</u> ~~1~~ wherein the random

number generation circuitry generates random bits based on one or more of a

semiconductor noise and a thermal noise.

14.   (Cancelled)

15.   (Currently Amended) <u>A</u> ~~The~~ firmware hub ~~of claim 14, wherein the random~~

~~number generator comprises~~ <u>comprising:</u>

       <u>a memory to store basic input/output system software; and</u>

       <u>a random number generator including:</u>

           random number generation circuitry to generate and output random bits,

and

           interface circuitry to receive and store random bits output by the random

number generation circuitry and to output random bits, the interface circuitry to

prevent outputting same random bits more than once.

16.   (Original) The firmware hub of claim 15, wherein the interface circuitry indicates

whether valid random bits are available to output.

17.   (Original) The firmware hub of claim 16, wherein the interface circuitry

comprises a status register to store a validity bit indicating whether valid random bits are

available to output.

18.   (Original) The firmware hub of claim 15, wherein the interface circuitry outputs

random bits through a data register interface and sets the data register interface to a

predetermined value when the data register interface is read.

19.   (Original) The firmware hub of claim 15, wherein the random number generation

circuitry generates random bits based on semiconductor or thermal noise.

20.   (Original) The firmware hub of claim 15, wherein the interface circuitry

comprises one or more registers to store random bits.

21.   (Original) The firmware hub of claim 20, wherein the interface circuitry

comprises a plurality of registers to store random bits and a multiplexer to output random

bits from one of the registers at a time.

22.   (Currently Amended) The firmware hub of claim 15 14, wherein the memory

comprises flash memory.

23.   (Currently Amended) The firmware hub of claim 15 14, wherein the memory and

the random number generator are integrated on a same chip.

24.   (Cancelled)

25.   (Currently Amended) A ~~The~~ chipset of claim 24, ~~wherein the random number generator comprises~~ comprising:

a memory controller hub;

an input/output controller hub; and

a firmware hub comprising:

a memory to store basic input/output system software, and

a random number generator including:

random number generation circuitry to generate and output random bits, and

interface circuitry to receive and store random bits output by the random number generation circuitry and to output random bits, the interface circuitry to prevent outputting same random bits more than once.

26.   (Original) The chipset of claim 25, wherein the random number generation circuitry generates random bits based on semiconductor or thermal noise.

27.   (Original) The chipset of claim 25, wherein the interface circuitry indicates whether valid random bits are available to output.

28.   (Original) The chipset of claim 27, wherein the interface circuitry comprises a status register to store a validity bit indicating whether valid random bits are available to output.

29.   (Original) The chipset of claim 25, wherein the interface circuitry outputs random bits through a data register interface and sets the data register interface to a predetermined value when the data register interface is read.

30.   (Original) The chipset of claim 25, wherein the interface circuitry comprises one or more registers to store random bits.

31.   (Original) The chipset of claim 30, wherein the interface circuitry comprises a plurality of registers to store random bits and a multiplexer to output random bits from one of the registers at a time.

32.   (Currently Amended) The chipset of claim 25 24, wherein the memory and the random number generator are integrated on a same chip.

33.   (Currently Amended) The chipset of claim 25 24, wherein the memory comprises flash memory.

34. - 47. (Cancelled)